Subscribe
18:00Tao calls OpenAI’s Navier–Stokes push “resource extraction”17:10LAPTOP memecoin hits $190.81, then loses 99% inside an hour17:05Hubinger puts the odds of AI killing everyone above 10%; a colleague resigns16:39CancerBench launches; five frontier models tied at zero cancer types cured16:30ElevenLabs preparing 2028 IPO after $11bn round, The Information reports16:30Anthropic retracts its July explanation: Mythos 5 attacked systems knowingly
Hardware3 min read

Nvidia put $3.5 billion into MediaTek to make custom chips that are not Nvidia chips

The X post says the two companies are expanding their work. The press release says Nvidia bought $3.5 billion of MediaTek convertible bonds, and NVLink Fusion collects a toll on every XPU either way.

In briefNVIDIA invested $3.5 billion in convertible bonds issued by MediaTek, and MediaTek will adopt NVLink Fusion1NVIDIA's own X post announcing the MediaTek expansion does not mention the investment2The NVLink Fusion platform includes the NVLink Fusion chiplet, NVLink-C2C to NVIDIA Rosa CPUs, and NVHBM3

Nvidia has invested $3.5 billion in convertible bonds issued by MediaTek, and MediaTek will adopt NVLink Fusion so its customers can build custom accelerators that plug into Nvidia racks. Both facts are in the press release of August 31st. Only the second one is in the tweet.

NVIDIA@nvidia

We’re excited to expand our work with @MediaTek. 🤝

AI factories will be built around differentiated compute — but custom silicon needs a path from chip design to production-scale systems. With MediaTek adopting NVIDIA NVLink Fusion, customers can focus on what makes their XPUs unique and connect them to NVIDIA rack-scale AI infrastructure.
t.co/ey9r7NacA2

on X · 162.6K views · captured Sep 10, 2026

What NVLink Fusion sells is everything around the chip you wanted to design yourself. Sixth-generation NVLink across a 72-accelerator domain, with end-to-end XPU-to-XPU latency Nvidia says is three times lower than off-the-shelf Ethernet at ten times the packet rate. NVLink-C2C for the CPU attach, rated at six times the energy efficiency of PCIe. MGX racks, cooling, power, switch trays, NCCL, Dynamo, Mission Control. Build the differentiated part; rent the rest.

And since August 26th, the memory too.

What NVIDIA claims NVHBM delivers versus standard HBM4E (%)
Memory bandwidth gain30HBM power reduction15XPU compute die area freed25

NVHBM moves Nvidia's custom memory controller off the accelerator and into the HBM base die. Traditional stacks put the controller on the XPU, where it eats silicon that could have been compute. Read that 25% figure against a reticle-limited die of roughly 858 mm² and you are talking about a couple of hundred square millimetres handed back — more area than some shipping inference chips have in total. Amazon's Annapurna Labs is first in, and will support NVLink Fusion from Trainium4.

So who is the customer here?

Not MediaTek, exactly. MediaTek is the ASIC house, and its own executive describes the value in the most revealing sentence in Nvidia's August 24th blog: customers "can deploy their rack-level solution with the NVIDIA GPU, and then they can decouple the development of their XPU and put it at a different pace." Which is to say the rack is bought first, the alternative silicon arrives later, and Nvidia is paid at both ends. Vince Hu, who runs MediaTek's data centre business, was quoted saying this a week before Nvidia bought $3.5 billion of his employer's paper.

We would read the convertible as the price of a preference, not a rescue. MediaTek has plenty of business. What Nvidia gets is that when a hyperscaler goes shopping for a custom accelerator team, the one that answers has already built its flow around NVLink, NVHBM and MGX — and Nvidia holds a claim that converts into equity if it works. Broadcom, which has no such fabric to sell, is the company that has to answer this.

The honest counter-argument is that NVLink Fusion makes it cheaper to not buy an Nvidia GPU, and that is real. A toll road is a better deal than a wall, and the ecosystem list around it (Intel's data centre silicon group, GUC, Quanta, Annapurna) is not a list of captives. Nvidia's own pitch admits the logic: operators want to "defer the precise silicon mix" while power and buildings get committed. That freedom is worth paying for.

One detail worth filing away. The press release describes NVLink-C2C as connecting XPUs to "NVIDIA Rosa CPUs" — a processor that appears nowhere in the Vera launch material published four days earlier. Watch that name.

Our expectation is that a named hyperscaler XPU built with MediaTek on NVLink Fusion is announced before the end of 2027. If a year from now the only NVLink Fusion silicon anyone can point to is still Trainium4, then this is a defensive standard rather than a business, and the $3.5 billion was an option premium.

Sources

01
NVIDIA invested $3.5 billion in convertible bonds issued by MediaTek, and MediaTek will adopt NVLink FusionAs part of the expanded collaboration, MediaTek will adopt the NVIDIA NVLink Fusion™ platform to provide hyperscalers, cloud service providers and frontier model developers with a prevalidated path to develop custom XPUs and bring them…” — nvidianews.nvidia.com · primary · Sep 10
02
NVIDIA's own X post announcing the MediaTek expansion does not mention the investmentWe’re excited to expand our work with @MediaTek. 🤝 AI factories will be built around differentiated compute — but custom silicon needs a path from chip design to production-scale systems. With MediaTek adopting NVIDIA NVLink Fusion,…” — x.com · primary · Sep 10
03
The NVLink Fusion platform includes the NVLink Fusion chiplet, NVLink-C2C to NVIDIA Rosa CPUs, and NVHBMNVIDIA NVLink-C2C , providing high-bandwidth, energy-efficient connectivity between XPUs, NVIDIA Rosa CPUs and other compatible processors. NVIDIA NVHBM , integrating customized memory capabilities to increase bandwidth and energy…” — nvidianews.nvidia.com · primary · Sep 10
Show all 11 sources
04
Sixth-generation NVLink spans a 72-XPU domain with 3x lower XPU-to-XPU latency and 10x the packet rate of off-the-shelf Ethernet, and NVLink-C2C offers up to 6x the energy efficiency of PCIeSixth-generation NVLink provides leading high-bandwidth, low-latency networking across a 72-XPU domain. The end-to-end latency for XPU-to-XPU transfers is 3x lower than alternative solutions based on off-the-shelf Ethernet, and the…” — blogs.nvidia.com · primary · Sep 10
05
NVHBM integrates NVIDIA's memory controller into the HBM base die, delivering up to 30% greater memory bandwidth, 15% lower HBM power and up to 25% more area on the XPU compute die versus standard HBM4ETraditional HBM architectures place the memory controller on the XPU die, consuming valuable silicon area that could otherwise be dedicated to compute. NVHBM, built on the same technology that NVIDIA will use for future GPUs, integrates…” — blogs.nvidia.com · primary · Sep 10
06
Amazon's Annapurna Labs is the first NVHBM partner and will support NVLink Fusion starting with Trainium4Amazon's Annapurna Labs will be the first to work on NVHBM as part of its broader collaboration with NVIDIA around NVLink Fusion. ... Annapurna Labs will support NVLink Fusion with its next-generation Trainium chips starting with Trainium4” — blogs.nvidia.com · primary · Sep 10
07
MediaTek's Vince Hu describes NVLink Fusion as letting customers deploy the rack with NVIDIA GPUs and decouple XPU development"The value of the NVLink Fusion program is … [customers] can deploy their rack-level solution with the NVIDIA GPU, and then they can decouple the development of their XPU and put it at a different pace," said Vince Hu, corporate senior…” — blogs.nvidia.com · primary · Sep 10
08
NVIDIA argues operators can commit buildout while deferring the precise silicon mixOperators can move forward with buildout while deferring the precise silicon mix, then reprovision capacity as workload demand, silicon supply and business priorities change.” — blogs.nvidia.com · primary · Sep 10
09
Intel's data centre silicon engineering group is part of the NVLink Fusion ecosystem"NVLink Fusion gives customers the ability to choose the CPU architecture, the performance level, the software capabilities that best meet their needs for the workloads that they care about," said Tim Wilson, vice president and general…” — blogs.nvidia.com · primary · Sep 10
10
A conventional EUV exposure field is 26x33 mm, which bounds a single reticle-limited die at about 858 square millimetresConventional 0.33-NA EUV has 4X magnification in both directions, enabling the familiar 26×33 mm exposure field with traditional 6-inch photomasks.” — tomshardware.com · reported · Sep 10
11
Jensen Huang's quote on the MediaTek partnership"AI is transforming every computing platform — from the world's largest AI factories to the PC and the car," said Jensen Huang, founder and CEO of NVIDIA. "MediaTek is one of the world's great semiconductor companies, with exceptional…” — nvidianews.nvidia.com · primary · Sep 10
Up next · Keep readingHardware · 3 min read

A20 Pro is the first 2nm phone chip. The number that matters is 32 Neural Engine cores after three years at 16

Apple doubled the Neural Engine, widened memory bandwidth 50 percent, moved the DRAM off the thermal path and tripled the vapor chamber. Every one of those decisions is about running models on the phone.

Continue ↓